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[571 ABSTRACT 
In a computer having a large number of single-instruc- 
tion multiple data (SIMD) processors, each of the 
SIMD processors has two sets of three individual pro- 
cessor elements controlled by a master control unit and 
interconnected among a plurality of register file units 
where data is stored. The register files input and output 
data in synchronism with a minor cycle clock under 
control of two slave control units controlling the regis- 
ter file units connected to respective ones of the two 
sets of processor elements. Depending upon which ones 
of the register file units are enabled to store or transmit 
data during a particular minor clock cycle, the proces- 
sor elements within an SIMD processor are connected 
in rings or in pipeline arrays, and may exchange data 
with the internal bus or with neighboring SIMD proces- 
sors through interface units controlled by respective 
ones of the two slave control units. 
23 Claims, 4 Drawing Sheets 
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systolic and wave front arrays is their ability to overlap 
the input/output operations and computation. How- 
ever, two main problems arise in practical implementa- 
tion of systolic and wave front processor arrays: 
1) The gap between memory and processor speed: 
Performance analysis of systolic and wave front 
arrays is based on the assumptions that parallel 
memory modules are available, that data are al- 
ready aligned, and that data can be fed into the 
array with adequate speed. In practice, satisfying 
these assumptions, particularly for large and two- 
dimensional arrays, is difficult, and the resulting 
overhead can undermine performance. Note that 
these architectures are basically attached proces- 
sors, and data are provided by a host processor. 
Therefore, data are basically provided in serial 
form. 
2)  Rigidity: In systolic arrays, unless the individual 
cells are programmable, maximum flexibility can- 
not be achieved. Lack of reconfigurability in the 
interconnect structure among the cells is another 
source of rigidity, since achieving maximum effi- 
2. Background of the Invention ciency for different problems requires the capabil- 
TWO classes of computation-intensive problems can ity of providing different interconnection struc- 
be distinguished in robotics applications. The first com- 25 tures. However, due to practical problems such as 
clock distribution, even for arrays with static inter- prises the rather specific kinematics and dynamics prob- 
connections, practical implementations have been lems required for real-time control, simulation, dynamic 
confined to one-dimensional arrays. trajectory generation and path planning. 
major obstacle in real-time implementation of advanced 30 tecture capable of achieving the efficiency and general- 
robotic schemes, due to the computational cost of the ity of systolic arrays, by overcoming the foregoing evaluation of required kinematic and dynamic models. 
Dynamic simulation of the robot arm requires even difficulties. 
more computing power than does control. The problem DISCLOSURE OF THE INVENTION 
becomes more difficult for direct-drive arms, represent- 35 
architecture which includes an internal host computer 
dynamic controlling user interfaces and connected through an 
mand even far internal bus to a large number of single-instruction mul- 
recognized that parallel computing is the key to achiev- 40 tiple data (SIMD) processors. In the preferred embodi- 
ing required computing power for real-time robotic ment of the invention, each of the SIMD processors has 
control and simulation. two sets of three individual processor elements con- 
trolled by a master control unit and interconnected 
which require even more computation power. This among a plurality Of register file units where data is 
second class of problems includes, for example, low 45 stored- The register files input and output data in SYn- 
level image processing, graphics display, tactile sensory chronism with a minor cycle clock under Control of two 
processing, singular value decomposition for inverse slave control units controlling the register file units 
kinematic solution of redundant Therefore, corn- connected to respective ones Of the two sets Of proces- 
puter designs for robotic application should address sor elements. Depending upon which Ones of the regis- 
these two different classes of problems. 50 ter file units are enabled to store or transmit data during 
The first need is to develop a highly parallel architec- a Particular minor clock cycle, the Processor elements 
ture for a class of specific problems in robotics, namely within an SIMD Processor are COnnected in rings Or in 
kinematics and dynamics. The second need is to address Pipeline arrays, and may exchange data with the inter- 
the second class of problems, which require more gen- nal bus or with neighboring SIMD processors through 
erality and flexibility while preserving the high perfor- 55 interface units controlled by respective ones of the two 
mance which existing parallel architectures fail to ad- slave control units. Arithmetic operations are per- 
dress adequately. The common features of the problems formed by the processor elements in synchronism with 
in this class are determinacy in the computing locality a major cycle clock under control of a master control 
for communication, and the existence of fine grain par- unit. The master control unit also controls a multiplexer 
allelism. 60 connected between the two sets of three processor ele- 
Theoretical analyses have shown that systolic and ments. The multiplexer can isolate the two sets of pro- 
wave front processor arrays can be used efficiently for cessor elements or connect them together in a long ring 
a wide class of problems with the above-listed proper- of six processor elements. 
ties. The main advantage of systolic and wave front For certain types of kinematic or dynamic computa- 
arrays is their capability of combining pipeline and par- 65 tions, data flow through the register file units is con- 
allel processing. This is an important feature, since in trolled by the slave control units so that the three pro- 
many problems pipelining presents the only opportunity cessor elements of each set operate together in a ring (or 
of concurrent processing. Another advantages of these in parallel) to perform three-dimensional vector arith- 
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COMPUTER ARCHITECTURE FOR ROBOTIC 
COMPUTATION HAVING PLURAL PROCESSOR 
CELLS EACH HAVING RIGHT AND LEFT 
ENSEMBLES OF PLURAL PROCESSORS 
5 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 
BACKGROUND OF THE INVENTION l5 
1. Technical Field 
The invention is related to computers for use robotics 
in which most computations involve vectors in Euclid- 
ian space and transformation matrices therefore. In 
particular, the invention is related to computers whose 2o 
architecture is reconfigurable among a plurality of pro- 
cessor elements. 
Inadequate computing power has been the It is an object of the invention to implement an archi- 
ing even faster dynamics, and for redundant and multi- The invention is a computer having a parallel 
arms, which involve degrees of freedom. Fast 
generation and path planning de- 
computing power. It is 
The second class comprises generic 
5,361,367 
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metic, or the six processors of both sets operate in paral- 
lel together to perform three-dimensional matrix multi- 
plication. In this mode, each processor would handle 
one component of a three-component vector and per- 
form the same type of arithmetic operation repetitively. 
This exploits the concurrency such vector operations to 
the greatest extent possible. 
For other types of instructions, data flow through the 
register file units and through the multiplexer is con- 
trolled by the slave control units and the master control 
unit, respectively, in a different manner so that the pro- 
cessor elements operate in pipeline fashion and receive 
and communicate results with adjacent SIMD proces- 
sors, rather than with the internal bus. Thus, the whole 
set of SIMD processors can be configured to operate as 
a pipeline array of processor elements. In one embodi- 
ment of this configuration, one of the three sets of pro- 
cessor elements in each SIMD processor processes data 
received from its left-hand neighbor SIMD processor 
and passes the results to its right-hand neighbor, while 
the other set of three processor elements processes data 
received from its right-hand neighbor SIMD processor 
and passes the results to its left-hand neighbor. This 
provides simultaneous bi-directional data communica- 
tion among the processor elements. If the data flow is all 
in one direction, then the two groups of processor ele- 
ments in each SIMD processor may operate as two 
successive stages of a pipeline processor. If there are n 
SIMD processors in the computer, then the pipeline 
configuration may be used as a 2 n stage pipe or as two 
pipes each with n stages. 
How the control units choose to reconfigure or route 
data flow within an SIMD processor depends upon the 
type of instruction which is to be performed during the 
next major clock cycle. The master control unit deter- 
mines from the type of instruction to be performed 
during the next major clock cycle which type of config- 
uration would be best suited to the particular instruc- 
tion. 
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Pipelining and parallel or ring processing can be 40 
achieved simultankously on two- different ievels by 
pipelining the successive SIMD processors through the 
interface units connecting adjacent SIMD processors, 
while within each SIMD processor connecting the two 
sets of processor elements in rings (to perform vector 
operations, for example, as discussed above). 
The flexibility which permits the computer to change 
at each major clock cycle from one to another of any of 
the foregoing configurations provides the possibility of 
developing a wide variety of algorithms to cope with 
different problems. 
Synergism is also employed in the interconnection 
topology. The basic interconnection among the proces- 
sor elements in an SIMD processor is a ring, which 
allows a reliable clock distribution among processor 
elements and particularly fast a parallel communication 
between the adjacent SIMD processors. The lack of 
higher dimensional connectivity has been compensated 
by two features. First, the memory organization and 
extensive data path of each processor allows different 
interconnection among the processing elements. Se- 
condly, the speed of communication between proces- 
sors allows efficient and dynamic establishment of dif- 
ferent topologies among the processor elements of adja- 
cent SIMD processors. (In other words, adjacent 
SIMD processors can be configured differently during 
a given major clock cycle.) Hence, the architecture can 
emulate, under program control, different two-dimen- 
45 
50 
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sional topologies among the processor elements, such as 
mesh topologies, for example. 
The high programmability of the architecture of the 
invention contributes to the overall generality of the 
computer, providing adaptability to a wide class of 
problems. It provides an efficient solution to the prob- 
lem of variations in cardinality (the difference between 
the number of processes and the number of processors) 
and topologies (as described above). Failure to provide 
for such variations has been the main source of rigidity 
and inefficiency of SIMD architectures such as systolic 
and wave front arrays of the prior art. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Preferred embodiment of the invention are described 
in detail below with reference to the accompanying 
drawings, of which: 
FIG. 1 is a block diagram of the highly parallel archi- 
tecture computer of the invention; 
FIG. 2 is a block diagram of a typical SIMD proces- 
sor employed in the computer of FIG. 1; 
FIG. 3 is a simplified block diagram illustrating a 
typical processor element employed in the SIMD pro- 
cessor of FIG. 2; 
FIG. 4 is a simplified block diagram of a typical regis- 
ter file unit employed in the SIMD processor of FIG. 2; 
FIG. 5 is a simplified block diagram of a typical latch 
employed in the SIMD processor of FIG. 2; 
FIGS. 6a and 66 are contemporaneous simplified 
timing diagrams illustrating a major clock cycle signal 
and a minor clock cycle signal, respectively, employed 
in the SIMD processor FIG. 2; 
FIG. 7 illustrates a double ring architecture of the 
SIMD processor of FIG. 2; 
FIG. 8 illustrates a single ring structure of the SIMD 
processor of FIG. 2; 
FIG. 9 illustrates a fully parallel architecture of the 
SIMD processor FIG. 2; 
FIG. 10 illustrates a pipeline architecture of the 
SIMD processor of FIG. 2 and 
FIG. 11 illustrates a bi-directional pipeline architec- 
ture of the SIMD processor of FIG. 2. 
MODES FOR CARRYING OUT THE 
INVENTION 
For the purpose of interfacing to the outside world, 
the architecture is basically an attached processor 
which can be interfaced to the bus of an external host as 
a part of the bus memory. The external host can be any 
stand alone computer or a multiprocessor bus oriented 
system. The data and instructions, from the external 
host, and the results and the state of each instruction, 
from architecture, are communicated through a dual 
access shared memory. The architecture is activated by 
a procedure call from the external host, performed by a 
write operation in a designated address, which is inter- 
preted as an interrupt by the architecture. The memory 
mapping of the architecture provides maximum speed 
and flexibility since the data transfer rate is limited by 
the read/write cycle of the external host. A bus adapter 
provides the required interface for different external 
buses. 
System Overview 
Refemng to FIG. 1, an internal host 100 and a large 
number n of SIMD processors (cells) 102 are connected 
to an internal bus 104. The internal host 100 is the basic 
control unit and handles data and control interfacing 
with an external host 106 and its external bus 108 
5,361,367 
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through a bus adapter 110, controls the activities of the 
cells 102 and performs the required input/output (I/O) 
operations. The internal host 100 also performs any 
serial or data dependent computations which realize 
little or no advantage in a parallel architecture. The 
parallel computations are performed by the ensemble of 
cells 102. Each cell 102 is an SIMD parallel processor 
which can operate synchronously. Therefore, the sys- 
tem of FIG. 1 may be considered as an multiple instruc- 
tion-multiple data (M1MD)-SIMD parallel computer. 
Host Architecture 
The internal host 100 consists of a 32 bit general 
purpose processor 112, an arithmetic co-processor 114 
and a bus memory 116. The internal host 100 controls 
the system of FIG. 1 by interpreting instructions re- 
ceived from the external host 106. The internal host 100 
decomposes the instructions into a series of computa- 
tions to be performed by the host 100 itself (e.g., serial 
computations) and parallel computations to be per- 
formed by the cells 102. Depending upon the computa- 
tion, the internal host 100 distributes the data among the 
cells 102 and initiates their activities. The activity of the 
cells 102 is then carries out independently from the host 
100. The end of the computation is indicated by the cells 
102 to the host 100, which then transfers the results to 
the bus memory 116, for access by the external host 106. 
The internal host 100 also reports the state of the opera- 
tion, namely “busy” and “finished”, to the external host 
106. 
The internal host 100 employs the arithmetic co- 
processor 114 in carrying out the serial or data depen- 
dent computations. The co-processor 114 can function 
either as a co-processor or as an attached processor. In 
its co-processor mode, the data are fetched by the inter- 
nal host processor 100 while arithmetic operations (mul- 
tiplication, addition, conversion, etc.) are performed by 
the co-processor 114. These arithmetic operations are 
transparent to the internal host processor 100 both from 
programming and timing points of view. This feature 
provides the maximum speed since the computation 
time is only bounded by the read/write cycle of the 
internal host 100. For other operations (division, square 
root, trigonometric functions, etc.), the co-processor 
functions 114 as an attached microprogrammable pro- 
cessor. 
The Cell Architecture 
The SIMD processors or cells 102 are arranged in a 
linear order and each is connected to the internal bus 
6 
tion to be performed. In solving kinematic and dynamic 
problems, the two groups 118, 120 are separated to 
perform two basic matrix-vector operations in parallel 
while each group 118,120 exploits the parallelism in the 
5 operation. Also, each group 118, 120 can be considered 
as an independent SIMD processor or a pipeline stage, 
providing the possibility of decomposing the architec- 
ture into two independent MIMD-SIMD processors or 
two n-stage pipeline processors. Otherwise, the proces- 
10 sor elements 116 of each group 118, 120 can perform 
independent but similar operations. In the preferred 
embodiment illustrated in FIG. 2, the processor ele- 
ments 116 within a group 118 or 120 share the same 
instruction. For matrix-matrix multiplication, the two 
15 groups 118, 120 are connected together to perform as a 
single group. The direct data path among the processor 
elements 116 within each group allows a linear inter- 
connection among them. 
Interconnection Elements 
Data flow and interconnection among the various 
processor elements 116 of the two groups 118, 120 is 
handled by a set of register file units 122-132 and 
latches 134-144. Data flow with adjacent SIMD pro- 
cessors 102 (see FIG. 1) is handled by right and left 
25 interface units 146,148. There are a number of data path 
configurations which may be selected with these inter- 
connection elements, as illustrated in FIG. 2 and which 
will now be described. 
Data flow from the internal host 100 via the internal 
30 bus 104 (FIG. 1) goes through a host interface 150 
(FIG. 2) and the register file unit 122, and can be stored 
in a random access memory 152. Respective data out- 
puts of the register file unit 122 are connected to first 
data inputs of the right and left register file units 126 and 
35 128. The right and left register file units 126, 128 each 
have three data outputs connected respectively to the 
first data inputs of the three processor elements 116 of 
each group 118,120. A fourth data output of each of the 
right and left register file units 126, 128 is connected to 
40 the host interface 150 for data output to the host 100. 
Each processor element 116 has a second data input 
connected through a latch (e.g. 134) to the first data 
input of the same processor element 116. Data outputs 
of the right and left interface units 146, 148 are con- 
45 nected to data inputs of the register file unit 124. The 
register file unit 124 has data outputs connected to the 
first data inputs of the right and left register file units 
126, 128. Each of the output register file units 130, 132 
has three data inputs each connected to the data output 
20 
104 as well as being connected to the adjacent SIMD 50 of a processor element 116 in a corresponding one ofthe 
processor to its left and to its right, as shown in FIG. 1. two groups 118, 120. Each of the output register file 
Each SIMD processor 102 has the structure illustrated units has two data outputs connected to the first data 
in FIG. 2. inputs of the right and left register file units 126, 128. 
Processor Elements Each of the data outputs of the right and left register 
In the preferred embodiment, there are six processor 55 file units 126,128 connected to the “in-board” processor 
elements 116, each of which is a simple floating-point elements 1160, 116b of the respective groups 118, 120 
processor capable of performing primitive operations are also connected to a second data input of the other 
such as multiplication, addition, subtraction, format one of the right and left register file units 126, 128, 
conversion, etc. Each processor element 116 has a 3-bus providing an “in-board” connection between the two 
architecture with internal data paths allowing accumu- 60 groups 118, 120. An “outboard” connection between 
lative operations such as sum-of-product and Newton- the two groups 118, 120 is provided through a multi- 
Raphson division, in accordance with well-known tech- plexer 154. The multiplexer 154 has a first data input 
niques. and a first data output connected respectively to the 
There are two processor element groups 118, 120 data output and second data input of the “in-board‘’ 
each containing three of the processor elements 116. As 65 processor elements 116b and 1160 of the left and right 
will be described in the next section below, the connec- groups 120, 118, respectively. The multiplexer 154 also 
tions among the processor elements 116 may be recon- has a second data output and a second data input con- 
figured as desired, in accordance with the type of opera- nected to the second data input and the data to the data 
7 
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outputs of the “outboard” processor elements 116c and 
116d of the left and right groups 120, 118, respectively. 
The data output of the right and left register file units 
126, 128 which is connected to the outboard processor 
movements during any one minor clock cycle, namely 
three read, three write or any combination thereof. 
Each microinstruction issued by the master control unit 
186 contains two sets of instructions, one for each of the 
116d, 116c is also connected to the data input of the 
right and left interface unit 146, 148, respectively, thus 
providing an external “outboard” connection to adja- 
cent SIMD processors 102. 
The multiplexer can establish a ring topology for 
each group 118, 120, or a ring topology among all six 
processor elements 116 or a linear (pipeline) topology 
among all processor elements 116. The latter configura- 
tion transforms the entire SIMD processor 102 of FIG. 
2 to a pipeline processor with six uniform stages. 
Right and left look-up tables 156 have data inputs and 
outputs connected across the second data inputs and 
data outputs of the right and left ‘‘o~tboard” processor 
elements 116d, 116c. Other look-up tables may be simi- 
larly connected across the other processor elements 116 
of FIG. 2. The look-up tables 156 provide the seed 
values for initiating the division operations by Newton- 
Raphson methods, in accordance with well-known 
techniques. This feature allows the processor elements 
116 to perform several divisions in parallel. 
The data inputs, data outputs and control inputs of a 
typical processor element 116 are illustrated in FIG. 3. 
Typically, there are the first and second data inputs 
160n, 1606, controlled by respective READ1 and 
READ2 enable inputs 162a, 1626, and a data output 164 
controlled by an OUTPUT enable input 166. The pro- 
cessor element has a major clock input 168 with which 
it synchronizes it arithmetic operations. 
The data inputs, data outputs and control inputs of a 
typical one of the register file units 122-132 are illus- 
trated in FIG. 4. Different register file units have differ- 
ent numbers of data inputs and data outputs, as illus- 
trated in FIG. 2. FIG. 4 illustrates a generic register file 
unit having three data inputs 17Oa-17Oc and four data 
outputs 172a-1726, not all of which need be used. Each 
data input 170 is controlled by a respective READ 
enable input 174~-174c while each data output 172 is 
controlled by a respective DATA OUT enable input 
176a-176d. A minor clock input 178 synchronizes the 
operation of the register file unit. 
FIG. 5 illustrates a typical one of the latches 153, 
which has a data input 180 and a data output 182 which 
are synchronized with a minor clock input 184. 
Control Units 
The SIMD processor 102 of FIG. 2 is controlled by a 
master control unit 186 and right and left slave control 
units 188, 190, respectively, which are subservient to 
the master control unit 186, and which are associated 
with the right and left processor element groups 118, 
120, respectively. There are two control clock cycles, 
namely a major clock cycle and a minor clock cycle 
whose frequency is twice the major clock cycle in the 
preferred embodiment. The clock signals controlling 
the major and minor clock cycles are illustrated in 
FIGS. 6a and 66, respectively. The master control unit 
186 issues microinstructions in synchronism with the 
major clock cycle while the slave control units 188, 190 
issue nanoinstructions in synchronism with the minor 
clock cycle. The nanoinstructions determine the type of 
data movements (fetch, store and routing) performed by 
the processor elements 102. Each slave control unit 188, 
190 controls three processor elements in a respective 
5 two processor element groups 118, 120. The master 
control unit 186 performs global control and synchroni- 
zation. The master control unit 186 also controls the 
multiplexer 154 and can reconfigure the connections 
between the inputs and outputs of the multiplexer 154 
10 once each major clock cycle. Specifically, each one of 
the two data inputs of the multiplexer 154 may be con- 
nected to either one of the two data outputs thereof, or 
may be left unconnected. Once each major clock cycle, 
each processor element 116 executes the instruction 
15 which the master control unit 186 has issued to the 
corresponding processor element group 118 or 120. 
The control inputs 162,166 of each processor element 
116 illustrated in FIG. 3 and the control inputs 172, 176 
of each register file unit illustrated in FIG. 4 are sepa- 
20 rately controlled by a respective one of the right and 
left slave control units 188, 190. The right slave control 
unit 188 controls the control inputs of processor ele- 
ments 116 and the register file units 126,128 in the right 
processor element group 118 as well as the data outputs 
25 of the register file units 122, 124 connected to the right 
register file unit 126, while the left slave control unit 190 
controls the control inputs of the processor elements 
116 and the register file units 128,132 in the left proces- 
sor element group 120 as well as the data outputs of the 
30 register file units 122, 124 connected to the left register 
file unit 128. 
The key to programmable reconfigurability of the 
data flow in the SIMD processor 102 of FIG. 2 is that 
during any minor clock cycle, the slave control units 
35 can enable or disable any of the data inputs or data 
outputs under their respective control. As a very simple 
example, consider how the processor element 116c of 
FIG. 2 (see also FIG. 3) receives and multiplies two 
numbers a and b in one major clock cycle. Referring to 
40 FIGS. 6a and 66, at time tl during the second minor 
cycle of a preceding major clock cycle, the register file 
unit 128 transmits the number a to the latch 153 and to 
the first data input of the processor element 116c. The 
first data input is not enabled at this time, but the num- 
45 ber a is stored in the latch until the next minor clock 
cycle. During the next minor clock cycle at time t2 of 
FIGS. 6a and b, the register file unit 128 transmits the 
number b to the latch and the first data input of the 
processor element 116c. At this time, both data inputs of 
50 the processor element 116c are enabled, so that the first 
data input receives the number b directly from the regis- 
ter file unit 128, while the second data input receives the 
number a from the latch 153. During the next major 
clock cycle, which happens to coincide with time t2, the 
55 processor element 116c receives a microinstruction 
causing it to multiply the numbers a and b. 
The organization of the control units 186,188 and 190 
as well as time multiplexing described above fills the 
gap between the memory and processor speeds. Data 
60 can be fetched and aligned with the adequate speed to 
sustain the peak performance of the processor elements 
116. It also allows overlapping of the read and write 
operations and computation while reducing the micro- 
code complexity. This decentralized control is also 
65 required for reconfigurability, since each processor 
element group 118, 120 can ouerate as an indeuendent - -  
one of the right and left processor element groups 118, 
120, and therefore is capable of initiating three data 
SIMD processor or pipeline processor with a separate 
instruction issued by the master control unit 186. Unlike 
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SIMD processors of the prior art, the master control of robot link parameters and the like, as well as the final 
unit 186 synchronizes the whole architecture of FIG. 2 results of computations to be transmitted to the host 
at two levels: (1) a primitive operation level where the 100. Alternatively, the host 100 can read the final results 
Processor elements 116 within a group are synchronized directly from the right and left register file units 126, 
and (2) a basic operation level where both groups 118, 5 128. Those constants which are required for actual 
120 of processor elements are synchronized together. In computation are transferred to the input register file 122 
the latter case, if the two processor element groups 118, during initialization or background time, which then 
120 are operated as a single SIMD Processor or as a become active data. The active data reside in the two 
single pipeline processor, the master control unit 186 input register file units 122, 1% and consist of data 
applies a global synchronization to all processor ele- 10 provided by the host 100 or by neighboring SIMD 
ments. processors 102, and the constants required for computa- 
tion. The basic feature of active data is that each data 
item can be fetched simultaneously and independently Paths 
the slave units 188, 190 activating the connections be- 15 the right and left register file units 126, 128, such data 
right. As mentioned previously herein, such a configu- 128 and consist of the data which are fetched and ration is useful for performing two matrix-vector opera- 
ture of operating data is that each data item can exist in groups 118, 120. 
FIG. 8 illustrates the modification to the configura- both the right and left register file units 126,128 and can 
tion of FIG. 7 in which the master control unit 186 120 
enables the left-hand data input and the right-hand data simultaneously. Furthermore, an operating data item 
output of the multiplexer 154, to achieve a single ring 25 Can be simultaneously fetched for different processor 
structure. As mentioned previously here, such a config- elements 116. This feature iS essential for exploiting 
uration is useful for performing matrix-matrix multipli- parallelism in matrix-vector operations. The resulting 
cation. data reside in the output register file units 130, 132 and 
FIG. 9 illustrates that each of the six processing ele- represent the results of processor element operations. 
ments may be operated simultaneously and indepen- 30 Like the active data, they can be simultaneously fetched 
dently if desired, by enabling the direct input and output by the two slave control units 188, 190 and transferred 
connections provided by the left and right input register to the input right and left register file units 126, 128 to 
file units 126, 128 and the left and right output register become operating data. At each minor cycle, three data 
file units 130, 132. items can be read from each of the right and left register 
FIG. 10 illustrates the result achieved by enabling the 35 file units 126,128. Also, at each minor cycle, three data 
left data input to the interface register file unit and the items can be written into each of the output left and 
data output from the right register file unit 126 to the right register file units 130, 132. 
right interface unit 146 while connecting the “in-board” The foregoing memory organization provides the 
processor elements 116~,  116b through the multiplexer maximum flexibility for parallel computation, particu- 
154. This COnfigUratiOn is a Single pipeline processor 40 larly for kinematic and dynamic computations. A data 
which, if repeated in all SIMD processors 102 in the item can exist at different physical addresses, which 
system of FIG. 1, extends through a nmihum number allows simultaneous parallel operations on the same 
of stages. data item. Furthermore, data can be routed efficiently 
FIG. 11 illustrates a bi-directional pipeline processor among the processing elements 116 register file 
achieved by modifying the connections in the configu- 45 More importantly, there is parallelism in read and 
ration of FIG. 10 so that data flows from the output of write operations and these read and write operations 
the left interface unit 148 to the “outboard” processor may be overlapped with the computation operations. 
and from the “inboard” processor element of the same with a preferred embodiment in which the number of group to the data input of the right interface unit 146, 50 processor elements 116 in each group 118,120 is a multi- 
ple of three and in which there are two groups, any while data flows from the output of the right interface unit 146 to the “inboard” processor element 116a of the number of processor elements 116 per group may be right group 118 and form the “outboard” processor 
face unit 148 through appropriate ones of the register 55 a sing1e ’IMD processor lo2. 
file units. 
of the fore- 
going configurations may be achieved by the skilled 
worker in accordance with the data path controls illus- 
trated in FIGS. 2 through 4 by causing the slave units to 60 
enable or disable various data inputs and outputs of the 
register file units and of the processor elements, and 
need not be specifically described herein. 
The architecture of FIG. 2 includes a hierarchical 
memory organization. Data are classified hierarchically 65 
as passive, active, operating and resulting. Passive data 
reside in the random access memory 152. Passive data 
consist of the constant data required in the computation 
Memory Organization and Data 
the ring achieved by by both slave control units 188, 190 and transferred to 
tween the Output Of each processor within 
a group and the second data input its neighbor to the then being classified as operating data. The operating data reside in the right and left register file units 126, 
tions simultaneously, one operation within each of the 20 for the processor ’’‘. The basic fea- 
be used by both processor element groups 
116C Of the left processor group 120 While the invention has been described in connection 
element of the Same group to the input of the left inter- and any number Of groups may be within 
While the invention has been described in detail by 
specific reference to preferred embodiments thereof, it 
is understood that variations and modifications thereof 
may be made without departing from the true spirit and 
M~~~ other variations and 
of the invention. 
What is claimed is: 
1- A reconfiguable multi-processor computer, corn- 
(I) a host computer; 
(11) a system bus connected to said host computer; 
(111) a plurality of single-instruction-multiple data 
(SIMD) processor cells connected to said system 
bus, each of said SIMD processor cells comprising: 
prising: 
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(A) a left processing ensemble and a right process- 
ing ensemble, each of said left and right process- 
ing ensembles comprising: 
(1) a plurality of n individual processors, each of 
said processors having plural operand inputs 5 
and a result output and being adapted to per- 
form an operation upon plural operands re- 
ceived at said operand inputs to produce a 
result at said result output in accordance with 
an instruction received by said Processor, 
(2) primary register file means having plural 
primary register file inputs and outputs, re- 
spective plural ones of said primary register 
Outputs connected to the first and second 
cessors for controlling data flow from primary 
register file inputs to said operand inputs, 
(3) input means for coupling one of said primary 
register file inputs to one of: (a) an adjacent 
One Of said 'IMD processor 
system bus, 
(4) output means for coupling another one of said 
primary register file outputs to one of: (a) an 
One Of said 'IMD processor and 
(b) said System bus, 
(5) secondary register file means having plural 
secondary register file inputs connected to 
5. The multiprocessor computer of claim 1 wherein 
said input and output means for coupling couple said 
one primary register file input and output to said bus 
through a host interface therewith. 
6. The multiprocessor computer of claim 1 wherein 
said input and output means for coupling couple said 
one primary register file input and output to an adjacent 
one of said SIMD processor cells, wherein said input 
a left/right interface unit having an internal input and 
output and an external input and output, said exter- 
nal input and output being connected to an adja- 
cent one of said SIMD processor cells; 
means for connecting one of said primary register file 
and output means for coupling together comprise: 
10 
Operand inputs of each of said iIKh'idua1 Pro- 15 outputs to said internal input of said left/right inter- 
face unit; 
interface register file means shared in common by 
said left and right processor ensembles and having 
interface inputs and outputs; 
means for connecting one of said interface inputs to 
said internal output of said interface unit and for 
connecting one of said interface outputs to said 
internal input of said interface unit. 
7. The multiprocessor computer of claim 6 wherein 
25 said interface register file unit comprises connections 
between said interface inputs and outputs, and wherein 
and @) said 2o 
respective ones of said result outputs and a 
pair of secondary register file outputs con- 
nected to a primary register file input in a 
respective one of said left and right processing 
ensembles, 
(6) slave controller means for controlling con- 
nections between inputs and outputs in each 
one of said primary and secondary register file 
means; 
(B) multiplexer means having left and right multi- 
plexer inputs and left and right multiplexer out- 
puts, said left and right multiplexer inputs being 
connected to result outputs of an inboard and an 
outboard one the individual processors of said 
left and right processing ensembles, respectively, 
said left and right multiplexer outputs being con- 
nected to an operand input of an outboard and an 
inboard one of said individual processors of said 
left and right processing ensembles, respectively; 
and 
(C) master controller means for controlling each 
slave controller means, transmitting individual 
instructions to each of said individual processor 
means specifying an operation to be performed 
thereby with respect to plural operand inputs 
thereof and controlling connections between 
said multiplexer inputs and outputs. 
2. The multiprocessor computer of claim 1 wherein 
said slave controller means further controls said input 
and output means for coupling. 
3. The multiprocessor computer of claim 1 wherein 
said master controller means operates in synchronism 
with a major clock cycle comprising plural minor clock 
cycles and said slave controller unit operates in syn- 
chronism with said minor clock cycles. 
4. The multiprocessor computer of claim 1 further 
comprising plural latch means connected between each 
primary register file output and a corresponding one of 
said operand inputs, each of said latch means being 
said slave controller unit comprises means for control- 
ling said connections. 
8. The multiprocessor computer of claim 6 wherein 
said input means for coupling couples said primary 
register file output associated with an outboard one of 
said processors to said left/right interface unit. 
9. The multiprocessor computer of claim 1 wherein 
35 said primary and secondary register file means are con- 
trolled by said slave controller means to connect said 
plural individual processors within each processing 
ensemble in a ring to form a pair rings corresponding to 
said left and right processing ensembles respectively. 
10. The multiprocessor computer of claim 1 wherein 
said primary and secondary register file means and said 
multiplexer connect the plural individual processors of 
both of said left and right processing ensembles in a 
single ring. 
11. The multiprocessor computer of claim 1 wherein 
said primary and secondary register file units, said input 
and output means for coupling and said multiplexer 
means connect the plural individual processors of both 
the right and left processing ensembles of all of said 
12. The multiprocessor computer of claim 11 wherein 
said single pipeline is one of (a) mono-directional and 
(b) bi-directional. 
13. The multiprocessor computer of claim 1 wherein 
55 said master controller is controlled by said host com- 
puter. 
14. The multiprocessor computer of claim 13 wherein 
said host computer comprises means for re-configuring 
the connections provided by said primary and second 
60 register file means in synchronism with a master clock 
cycle. 
15. The multiprocessor computer of claim 1 wherein 
said plurality of individual processors comprise three 
processors whereby said computer is particularly 
65 adapted to perform matrix and vector operations of 
cardinalitv three. 
3o 
40 
45 
50 plural SIMD processor cells in a single pipeline. 
- 
characterized by a delay corresponding to one minor 
clock cycle. 
16. A ieconfigurable multiprocessor computer, in- 
cluding a bus, comprising: 
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a plurality of processor cells connected to said bus, cessing ensembles, respectively, said left and right 
multiplexer outputs being connected to an operand 
input of an outboard and an inboard one of said 
individual processors of said left and right process- 
ing ensembles, respectively; and 
(C) said master controller means controlling con- 
nections between said multiplexer inputs and 
18. The multiprocessor computer of claim 16 wherein 
10 said slave controller means further controls said input 
and output means for coupling. 
19. The multiprocessor computer of claim 16 wherein 
said master controller means operates in synchronism 
with a major clock cycle comprising plural minor clock 
chronism with said minor clock cycles. 
each of said processor cells comprising: 
(A) a right processing ensemble comprising: 
(1) a plurality of n individual processors, each of 
said processors having plural operand inputs 5 
and a result output and being adapted to per- 
form an operation upon plural operands re- 
result at said result output in ~ccordance with 
an instruction received by said Processor, 
(2) primary register file means having plural 
primary register file inputs and outputs, re- 
spective Plural Ones of said Primary register 
Outputs connected to the first and second 
cessors for controlling data flow from primary 
register file inputs to said operand inputs, 
ceived at said operand inputs to produce a outputs. 
operand inputs of each of said individual Pro- 15 cycles and said slave controller unit operates in syn- 
20. The multiprocessor computer of claim 19 further 
(3) input for One Of said primary comprising plural latch means connected between each 
2o said operand inputs, each of said latch means being 
register inputs to One of (a) an adjacent One primary register file output and a corresponding one of 
(4) Output for another One Of said characterized by a delay corresponding to one minor 
of said processor cells and (b) said bus, 
primary register file outputs to one of: (a) an 
adjacent One Of said 'IMD processor and 
(b) said bus, 
secondary register file inputs connected to 
respective ones of said result outputs and a 
pair of secondary register file outputs con- 
nected to a primary register file input in a 
ensembles, 
(6) slave controller means for controlling con- 
nections between inputs and outputs in each 
one of said primary and secondary register file 
means; and 35 face unit; 
for controlling said 
slave controller means and transmitting individ- 
ual instructions to each of said individual proces- 
sor means specifying an operation to be per- 
formed thereby with respect to plural operand 40 
inputs thereof. 
clock cycle. 
21. The multiprocessor computer of claim 16 wherein 
said input and output means for coupling couple said 
25 one primary register file input and output to an adjacent 
one of said processor cells, wherein said input and out- 
put means for coupling together comprise: 
a left/right interface unit having an internal input and 
nal input and output being connected to an adja- 
cent one of said SIMD processor cells; 
means for connecting one of said primary register file 
outputs to said internal input of said left/right inter- 
interface register file means having interface inputs 
and outputs; 
means for connecting one of said interface inputs to 
said internal output of said interface unit and for 
connecting one of said interface outputs to said 
internal input of said interface unit. 
17. The multiprocessor computer of claim 16 further 22. The multiprocessor computer of claim 21 wherein 
said interface register file unit comprises connections 
a left processing ensemble structurally identical to between said interface inputs and outputs, and wherein 
said first processor ensemble, the slave controller 45 said slave controller unit comprises means for control- 
means of said left processing ensemble being con- ling said connections. 
trolled by said master controller means; 23. The multiprocessor computer of claim 16 wherein 
multiplexer means having left and right multiplexer said primary and secondary register file means are con- 
inputs and left and right multiplexer outputs, said trolled by said slave controller means to connect said 
left and right multiplexer inputs being connected to 50 plural individual processors within said processing en- 
result outputs of an inboard and an outboard one semble in a ring. 
( 5 )  secondary register 'le having 
respective one of said left and right processing 30 Output and an input and Output, said exterm 
(B) master controller 
comprising: 
the individual processors of said left and right pro- * * * * *  
55 
60 
65 
